

ROHITH PRAKASH

114 E 31st St #201, Austin, TX 78705;
rohith@rnprakash.com;

+1 (972) 352-0082
github.com/rnprakash

EXPERTISE

MACHINE LEARNING: Optimization; design of supervised classification and regression algorithms; model building; design of unsupervised similarity algorithms; Bayesian inference; probabilistic hashing **4+ years**

SYSTEMS & SECURITY: Microarchitectural design of secure systems; building anomaly detectors; quantifying privacy and leakage **4+ years**

EDUCATION

UT Austin **MAY 2018**
Masters in COMPUTER ENGINEERING **GPA: 3.7**
Advisor: Prof. Mohit TIWARI

UT Austin **MAY 2014**
B.S. in COMPUTER ENGINEERING **GPA: 3.7**
Senior project: "TEX86: A FAST Simulator for Processor Design Architects"
Advisor: Prof. Derek CHIOU

UT Austin **MAY 2014**
B.S. in MATHEMATICS **GPA: 3.5**
Topic: PURE MATHEMATICS

RESEARCH INTERESTS

SECURITY & PRIVACY: Anomaly detection; machine learning and optimization; differential privacy; side-channel attacks; inference attacks; OS- and systems-level defenses

COMPUTER ARCHITECTURE: Memory and cache systems; hardware support for private microarchitectural queues

WORK AND RESEARCH EXPERIENCE

UT Austin **AUG 2014— Current**
GRADUATE RESEARCH ASSISTANT

Optimization of attacker models for side-channel attacks using machine learning. Use of information theoretic concepts to demonstrate and quantify the potential for information leakage.

Thwarting queue contention channels with differential privacy. Creation of a generic queue architectural structure which can be tuned to give variable privacy guarantees with speed trade-offs.

Design of cross-stack anomaly detector using a novel behavioral-hashing algorithm. Normal behavior is learned by analyzing interactions across the stack. Behavioral-hashing algorithm efficiently transforms observations to lower-dimensional hash values to efficiently identify similarities in behavior.

ARM **MAY 2017—DEC 2017**
GRADUATE RESEARCH INTERN

Behavioral hashing for optimal prefetcher utilization. Introduce behavior-sensitive hashing to design of an adaptive, dynamic meta-prefetcher. Prefetcher selectively enables or disables existing prefetchers based on memory stream behavior.

Altera Corp. **MAY 2015—AUG 2015**
SECURITY RESEARCH INTERN

Researched, tested, and analyzed various hardware and algorithmic implementations for physical-unclonable functions (PUFs). Given SRAM cells for use in prototype PUFs, analyzed cell data to create algorithms for determining PUF reliability, resilience, enrollment procedures, and bit selection.

UT Austin **AUG 2014—DEC 2014**
GRADUATE TEACHING ASSISTANT

Teaching assistant for sophomore undergraduate C/C++ class (EE 312: Software Design and Implementation I).

Intel Corp. **JUN 2014—MAY 2015**
GRADUATE TECHNICAL INTERN

Tested, verified, and debugged camera unit memory interface systems. Compiled models, ran regressions, and debugged synthesized Verilog for Intel Atom processors.

Intel Corp. **FEB 2012—AUG 2013**
UNDERGRADUATE TECHNICAL INTERN

Performed gate-level simulation (GLS) for the Intel Atom processor. Compiled models, ran regressions, and debugged synthesized Verilog. Created and maintained validation automation tool (written in C, Perl and Tcl/Tk) which allowed validation engineers to automatically build and fix common build errors quickly.

COMPUTER SKILLS

LANGUAGES: C/C++, x86 ISA, Python (Keras, TensorFlow), ARM ISA, Julia, Java, and more

OPERATING SYSTEMS: Linux/Unix-based, Windows

SCHOLARSHIPS AND AWARDS

2014 — CURRENT: Graduate Research and Tuition Grant
AUG 2010 — 2014: Engineering Undergraduate Honors
2012, 2014, 2015: Intel Individual Contributor Award
2015: UTexas Hackathon — Top 10 & Dell Innovation Award

OTHER

LANGUAGES: English, French
CITIZENSHIP: US Citizen